asic fpga verification guide von munden richard (3 Ergebnisse)

Paperback. Zustand: Very Good. No Jacket. Missing dust jacket; May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less.

Hardcover. Zustand: Brand New. 316 pages. 9.25x7.50x1.00 inches. In Stock.

Taschenbuch. Zustand: Neu. Neuware - Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today s digital designs.ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs.\*Provides numerous models and a clearly defined methodology for performing board-level simulation.\*Covers the details of modeling for verification of both logic and timing.\*First book to collect and teach techniques for using VHDL to model 'off-the-shelf' or 'IP' digital components for use in FPGA and board-level design verification.