Verwandte Artikel zu High-level Estimation and Exploration of Reliability...
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip (Computer Architecture and Design Methodologies) - Softcover
Inhaltsangabe
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Über die Autorin bzw. den Autor
Dr.-Ing. Zheng Wang earned the Bachelor degree in physics from Shanghai Jiao Tong University (SJTU), China and Master degree in Electronic Engineering from Technische Universität München (TUM), Germany. From 2008 till 2009, he worked in the mobile sector of Infineon Technologies AG in Munich (currently Intel Mobile Communications). In 2010 he joined as a research associate in the Institute for Communication Technologies and Embedded Systems (ICE) of RWTH-Aachen University, Germany, where he obtained the PhD (Dr.-Ing.) in the year 2015. From 2015 till 2016, he worked in the Bio-inspired Reconfigurable Analog INtegrated (BRAIN) Systems Lab, Nanyang Technological University, Singapore in the field of neuromorphic ASIC and hardware security. In 2017 he joined the Center for Automotive Electronics, Shenzhen Institutes of Advanced Technology as an Assistant Professor.
Dr.-Ing. Wang's research interests include the design of digital processor and system, low-power and error-resilient architecture, hardware platform of neuromorphic computing. During PhD, he has published 20+ papers in well-known international conferences (e.g. DAC, DATE, GLSVLSI, ISCAS, ISQED). The reliability-aware high-level synthesis tool flow developed by him was demonstrated in DAC'13 and DAC'14. He has participated several international research projects funded by European Union, German Research Foundation, and Singaporean and Chinese grant agencies. He has successfully taped-out one mixed-signal Extreme Learning Machine (ELM) processor with 65nm CMOS technology, which achieves the peak performance of 1.2TOPS/W.
Von der hinteren Coverseite
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
- VerlagSpringer
- Erscheinungsdatum2018
- ISBN 10 9811093210
- ISBN 13 9789811093210
- EinbandTapa blanda
- SpracheEnglisch
- Anzahl der Seiten220
- Kontakt zum HerstellerNicht verfügbar
Neu kaufen
Diesen Artikel anzeigen
EUR 92,27
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerWeitere beliebte Ausgaben desselben Titels
Suchergebnisse für High-level Estimation and Exploration of Reliability...
Beispielbild für diese ISBN
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip.
Anbieter: Universitätsbuchhandlung Herta Hold GmbH, Berlin, Deutschland
Verkäuferbewertung 4 von 5 Sternen
XX, 197 p. Softcover. Versand aus Deutschland / We dispatch from Germany via Air Mail. Einband bestoßen, daher Mängelexemplar gestempelt, sonst sehr guter Zustand. Imperfect copy due to slightly bumped cover, apart from this in very good condition. Stamped. Computer Architecture and Design Methodologies. Sprache: Englisch. Artikel-Nr. 9099GB
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
High-Level Estimation and Exploration of Reliability for Multi-Processor System-On-Chip
Anbieter: ThriftBooks-Dallas, Dallas, TX, USA
Verkäuferbewertung 5 von 5 Sternen
Paperback. Zustand: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less 0.69. Artikel-Nr. G9811093210I3N00
Anzahl: 1 verfügbar
Foto des Verkäufers
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
Anbieter: moluna, Greven, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Artikel-Nr. 449935451
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
Verlag:
Springer Nature Singapore, Springer Nature Singapore, 2018
ISBN 10: 9811093210
ISBN 13: 9789811093210
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. Artikel-Nr. 9789811093210
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip (Computer Architecture and Design Methodologies)
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Artikel-Nr. ria9789811093210_new
Anzahl: Mehr als 20 verfügbar
Beispielbild für diese ISBN
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip (Computer Architecture and Design Methodologies)
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Paperback. Zustand: Brand New. reprint edition. 197 pages. 9.25x6.10x0.47 inches. In Stock. Artikel-Nr. x-9811093210
Anzahl: 2 verfügbar