Verwandte Artikel zu Power-Constrained Testing of VLSI Circuits: A Guide...
Power-Constrained Testing of VLSI Circuits: A Guide to the IEEE 1149.4 Test Standard: 22B (Frontiers in Electronic Testing) - Hardcover
Inhaltsangabe
This text focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. It surveys existing techniques and presents several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
This text focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. It surveys existing techniques and presents several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neu kaufen
Diesen Artikel anzeigen
EUR 114,36
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & Dauer
Suchergebnisse für Power-Constrained Testing of VLSI Circuits: A Guide...
Beispielbild für diese ISBN
Power-Constrained Testing of VLSI Circuits (Frontiers in Electronic Testing)
Anbieter: Zubal-Books, Since 1961, Cleveland, OH, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: Good. 178 pp., Hardcover, ex library else text clean and binding tight. - If you are reading this, this item is actually (physically) in our stock and ready for shipment once ordered. We are not bookjackers. Buyer is responsible for any additional duties, taxes, or fees required by recipient's country. Artikel-Nr. ZB1126153
Anzahl: 1 verfügbar
Foto des Verkäufers
Power-Constrained Testing of VLSI Circuits : A Guide to the IEEE 1149.4 Test Standard
Verlag:
Springer US, Springer New York, 2003
ISBN 10: 140207235X
ISBN 13: 9781402072352
Neu
Hardcover
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density.Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented. Artikel-Nr. 9781402072352
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Power-Constrained Testing of VLSI Circuits: A Guide to the IEEE 1149.4 Test Standard (Frontiers in Electronic Testing, 22B)
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Artikel-Nr. ria9781402072352_new
Anzahl: Mehr als 20 verfügbar