source synchronous networks on chip circuit architectural von mandal ayan (6 Ergebnisse)

Paperback. Zustand: Brand New. reprint edition. 156 pages. 9.25x6.10x0.38 inches. In Stock.

Hardcover. Zustand: Brand New. 143 pages. 9.25x6.50x0.75 inches. In Stock.

Zustand: Hervorragend. Zustand: Hervorragend | Sprache: Englisch | Produktart: Bücher | This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

Taschenbuch. Zustand: Neu. Source-Synchronous Networks-On-Chip | Circuit and Architectural Interconnect Modeling | Ayan Mandal (u. a.) | Taschenbuch | xiii | Englisch | 2016 | Springer US | EAN 9781493948178 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.

Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.

Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.