Hardcover. Zustand: Bon. Ancien livre de bibliothèque. Légères traces d'usure sur la couverture. Ammareal reverse jusqu'à 15% du prix net de cet article à des organisations caritatives. ENGLISH DESCRIPTION Book Condition: Used, Good. Former library book. Slight signs of wear on the cover. Ammareal gives back up to 15% of this item's net price to charity organizations.
Sprache: Englisch
Verlag: Creative Media Partners, LLC Mai 2025, 2025
ISBN 10: 1025089529 ISBN 13: 9781025089522
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Neuware.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 87,79
Anzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 380 pages. 9.00x5.75x0.86 inches. In Stock.
Sprache: Englisch
Verlag: Creative Media Partners, LLC Mai 2025, 2025
ISBN 10: 1025086821 ISBN 13: 9781025086828
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch. Zustand: Neu. Neuware.
Anbieter: moluna, Greven, Deutschland
EUR 61,74
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. KlappentextrnrnA unique ASIC was designed implementing the Haar Wavelet transform for image compression/decompression. ASIC operations include performing the Haar wavelet transform on a 512 by 512 square pixel image, preparing the image for tran.
Sprache: Englisch
Verlag: Creative Media Partners, LLC Okt 2012, 2012
ISBN 10: 124960026X ISBN 13: 9781249600268
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Neuware - A unique ASIC was designed implementing the Haar Wavelet transform for image compression/decompression. ASIC operations include performing the Haar wavelet transform on a 512 by 512 square pixel image, preparing the image for transmission by quantizing and thresholding the transformed data, and performing the inverse Haar wavelet transform, returning the original image with only minor degradation. The ASIC is based on an existing four-chip FPGA implementation. Implementing the design using a dedicated ASIC enhances the speed, decreases chip count to a single die, and uses significantly less power compared to the FPGA implementation. A reduction of RAM accesses was realized and a tradeoff between states and duplication of components for parallel operation were key to the performance gains. Almost half of the external RAM accesses were removed from the FPGA design by incorporating an internal register file. This reduction reduced the number of states needed to process an image increasing the image frame rate by 13% and decreased I/O traffic on the bus by 47%. Adding control lines to the ALU components, thus eliminating unnecessary switching of combination logic blocks, further reduced power requirements. The 22 mm2 ASIC consumes an estimated 430 mW of power when operating at the maximum frequency of 17 MHz.