paperback. Zustand: Very Good.
paperback. Zustand: Fine.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 92,61
Anzahl: 1 verfügbar
In den WarenkorbZustand: New. pp. 600 66:B&W 7 x 10 in or 254 x 178 mm Perfect Bound on White w/Gloss Lam.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 91,01
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Taschenbuch. Zustand: Neu. Logic Synthesis and Verification Algorithms | Gary D. Hachtel (u. a.) | Taschenbuch | xxxii | Englisch | 2013 | Springer | EAN 9781475770360 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Sprache: Englisch
Verlag: Springer US, Springer New York, 2013
ISBN 10: 1475770367 ISBN 13: 9781475770360
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. A unique feature of this text is the large collection of solved problems. Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.