ISBN: 9781420044713 - design of cost-efficient interconnect processing units: spidergon stnoc (system-on-chip design and technologies) (5 Ergebnisse)

Hardcover. Zustand: New. Brand new book, sourced directly from publisher. Dispatch time is 7-8 days from our warehouse. Book will be sent in robust, secure packaging to ensure it reaches you securely.

Zustand: New.

Zustand: As New. Unread book in perfect condition.

Gebunden. Zustand: New. Marcello Coppola (STMicroelectronics, Grenoble, France) (Author) , Miltos D. Grammatikakis (ISD SA, Heraklion, Greece) (Author) , Riccardo Locatelli (STMicroelectronics, Grenoble Cedex, France) (Author) , Giuseppe Maruccia (STMicroelectronics, Grenoble, .

Buch. Zustand: Neu. Neuware - Written by leading experts in the field, Design of Cost-Efficient Interconnect Processing Units: 'Spidergon STNoC' comprehensively examines the current state-of-the-art and future trends in multiprocessor system-on-chip (MPSoC), in particular network-on-chip (NoC) design. Incorporating simple methods with easy-to-understand examples, this book considers a wealth of important theoretical and practical topics, such as technological deep sub-micron effects, generic NoC components, topological properties, embeddings of common communication patterns, and system-level design. A complementary CD-ROM features a practical NoC training approach based on the award-winning OCCN environment. …