Isbn: 9781402074011 - writing testbenches: functional verification of hdl models (4 Ergebnisse)

- Hardcover
Anbieter: BUCHSERVICE / ANTIQUARIAT Lars Lutzer, Wahlstedt, DeutschlandBUCHSERVICE / ANTIQUARIAT Lars Lutzer
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Gut
EUR 229,90
EUR 39,95 VersandVersand von Deutschland nach USAAnzahl: 1 verfügbar
Zustand: gut. Writing Testbenches: Functional Verification of HDL Models In englischer Sprache. pages.

- Hardcover
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes KönigreichRia Christie Collections
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 276,08
EUR 17,35 VersandVersand von Vereinigtes Königreich nach USAAnzahl: Mehr als 20 verfügbar
Zustand: New. In English.

- Hardcover
Anbieter: AHA-BUCH GmbH, Einbeck, DeutschlandAHA-BUCH GmbH
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 286,99
EUR 64,13 VersandVersand von Deutschland nach USAAnzahl: 1 verfügbar
Hardcover. Zustand: Neu. Neu Neu - Neuware, Importqualität, auf Lager - mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.…

- Hardcover
Anbieter: Kennys Bookstore, Olney, MD, USAKennys Bookstore
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 374,80
EUR 9,23 VersandVersand innerhalb von USAAnzahl: 15 verfügbar
Zustand: New. Presents the verification techniques to produce fully functional first silicon ASICs, systems-on-a-chip (SoC), boards and entire systems. This title covers topics such as discussions on OpenVera; approaches for writing constrainable random stimulus generators; and, strategies for making testbenches self-checking. Num Pages: 478 pages, biography. BIC Classification: UMX; UYD. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 242 x 166 x 35. Weight in Grams: 894. . 2003. 2nd ed. 2003. Hardback. . . . . Books ship from the US and Ireland.…