9780792376446 - advanced asic chip synthesis: using synopsys® design compiler™ physical compiler™ and primetime® von bhatnagar, himanshu (5 Ergebnisse)
- Hardcover
Anbieter: ThriftBooks-Dallas, Dallas, TX, USAThriftBooks-Dallas
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Befriedigend
EUR 39,18
Versand gratisVersand innerhalb von USAAnzahl: 1 verfügbar
Hardcover. Zustand: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less.
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler⢠Physical Compiler⢠and PrimeTime®
- Hardcover
Anbieter: Books From California, Simi Valley, CA, USABooks From California
Verkäufer/-in kontaktierenVerkäufer/-in mit 4 SternenZustand: Gebraucht - Gut
EUR 88,06
EUR 4,27 VersandVersand innerhalb von USAAnzahl: 1 verfügbar
hardcover. Zustand: Very Good. Some shelf wear.
- Hardcover
Anbieter: Lost Books, AUSTIN, TX, USALost Books
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht
EUR 90,81
EUR 4,27 VersandVersand innerhalb von USAAnzahl: 1 verfügbar
Hard cover. 2nd 2002 ed. Sewn binding. Cloth over boards. 328 p. Contains: Unspecified. Audience: General/trade. Very good. Appears rarely used, if ever. May show slight shelf wear. All pages are crisp, clean, and unmarked.
- Hardcover
Anbieter: Buchpark, Trebbin, DeutschlandBuchpark
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Gut
EUR 60,44
EUR 105,00 VersandVersand von Deutschland nach USAAnzahl: 1 verfügbar
Zustand: Gut. Zustand: Gut | Seiten: 364 | Sprache: Englisch | Produktart: Bücher | Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler® Physical Compiler® and PrimeTime®, Second Edition describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static t…iming analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools, used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, physical synthesis, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-around described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basis of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solution. Target audiences for this book are practicing ASIC design engineers and masters level students undertaking advanced VLSI courses on ASIC chip design and DFT techniques.
- Hardcover
Anbieter: moluna, Greven, Deutschlandmoluna
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 223,97
EUR 48,99 VersandVersand von Deutschland nach USAAnzahl: Mehr als 20 verfügbar
Gebunden. Zustand: New.
