9780387260495 - a practical guide for systemverilog assertions von vijayaraghavan, srikanth; ramanathan, meyyappan (5 Ergebnisse)
- Hardcover
Anbieter: ThriftBooks-Dallas, Dallas, TX, USAThriftBooks-Dallas
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Befriedigend
EUR 34,25
Versand nach gratisVersand innerhalb von USAAnzahl: 1 verfügbar
Hardcover. Zustand: Good. No Jacket. Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less.
- Hardcover
Anbieter: ThriftBooks-Dallas, Dallas, TX, USAThriftBooks-Dallas
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Ausreichend
EUR 34,25
Versand nach gratisVersand innerhalb von USAAnzahl: 1 verfügbar
Hardcover. Zustand: Fair. No Jacket. Readable copy. Pages may have considerable notes/highlighting. ~ ThriftBooks: Read More, Spend Less.
- Hardcover
Anbieter: ThriftBooks-Atlanta, AUSTELL, GA, USAThriftBooks-Atlanta
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Gebraucht - Gut
EUR 34,25
Versand nach gratisVersand innerhalb von USAAnzahl: 1 verfügbar
Hardcover. Zustand: Very Good. No Jacket. Former library book; May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less.
- Hardcover
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes KönigreichRia Christie Collections
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 165,79
EUR 13,99 VersandVersand von Vereinigtes Königreich nach USAAnzahl: Mehr als 20 verfügbar
Zustand: New. In.
- Hardcover
Anbieter: AHA-BUCH GmbH, Einbeck, DeutschlandAHA-BUCH GmbH
Verkäufer/-in kontaktierenVerkäufer/-in mit 5 SternenZustand: Neu
EUR 168,73
EUR 63,73 VersandVersand von Deutschland nach USAAnzahl: 2 verfügbar
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively.Traditionall…y, engineers are used to writing verilog test benches that help simulate their design.Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism. This provides the designers a very strong tool to solve their verification problems.While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language. The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book will be the practical guide that will help people to understand this new methodology.
