Isbn: 9780387096704 - compilation techniques for reconfigurable architectures (6 Ergebnisse)

Zustand: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.

Zustand: Used. pp. 236 4:B&W 5 x 8 in or 203 x 127 mm Perfect Bound on Creme w/Gloss Lam.

Zustand: Used. pp. 236.

Zustand: New. In English.

Hardcover. Zustand: Brand New. 1st edition. 228 pages. 9.25x6.25x0.50 inches. In Stock.

Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - The extreme exibility of recon gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef cient recon gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon gurable architectures.…