Sprache: Englisch
Verlag: Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A., 1996
ISBN 10: 0792397347 ISBN 13: 9780792397342
Anbieter: PsychoBabel & Skoob Books, Didcot, Vereinigtes Königreich
Erstausgabe
EUR 48,60
Anzahl: 1 verfügbar
In den Warenkorbhardcover. Zustand: Very Good. Zustand des Schutzumschlags: No Dust Jacket. First Edition. Hardcover with black lettering on spine and upper board and contents in almost new condition, showing minimal signs of wear. Previous owner's name on FEP. No dust jacket. T. Used.
Anbieter: Romtrade Corp., STERLING HEIGHTS, MI, USA
Zustand: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 73,52
Anzahl: 1 verfügbar
In den WarenkorbZustand: New. pp. 140 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
Anbieter: Romtrade Corp., STERLING HEIGHTS, MI, USA
Zustand: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 113,77
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 115,52
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 115,52
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 115,52
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 115,52
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 132,37
Anzahl: 1 verfügbar
In den WarenkorbZustand: New. pp. 212 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
Anbieter: moluna, Greven, Deutschland
EUR 92,27
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
Anbieter: moluna, Greven, Deutschland
EUR 92,27
Anzahl: Mehr als 20 verfügbar
In den WarenkorbGebunden. Zustand: New.
Anbieter: Buchpark, Trebbin, Deutschland
Zustand: Gut. Zustand: Gut | Sprache: Englisch | Produktart: Bücher | In the early days of VLSI, the design of the power distribution for an integrated cir cuit was rather simple. Power distribution --the design of the geometric topology for the network of wires that connect the various power supplies, the widths of the indi vidual segments for each of these wires, the number and location of the power I/O pins around the periphery of the chip --was simple because the chips were simpler. Few available wiring layers forced floorplans that allowed simple, planar (non-over lapping) power networks. Lower speeds and circuit density made the choice of the wire widths easier: we made them just fat enough to avoid resistive voltage drops due to switching currents in the supply network. And we just didn't need enormous num bers of power and ground pins on the package for the chips to work. It's not so simple any more. Increased integration has forced us to focus on reliability concerns such as metal elec tromigration, which affects wire sizing decisions in the power network. Extra metal layers have allowed more flexibility in the topological layout of the power networks.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 151,14
Anzahl: 2 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 2009 edition. 210 pages. 9.25x6.10x0.48 inches. In Stock.
Sprache: Englisch
Verlag: Kluwer Academic Publishers, 1996
ISBN 10: 0792397347 ISBN 13: 9780792397342
Anbieter: Kennys Bookstore, Olney, MD, USA
Zustand: New. Describes algorithms for analog power distribution synthesis and demonstrates their effectiveness. This book addresses power distribution synthesis for mixed-signal integrated circuits. It also describes several key challenges in power distribution design are identified and automated methods to overcome them. Num Pages: 208 pages, biography. BIC Classification: TJFC. Category: (P) Professional & Vocational. Dimension: 234 x 156 x 14. Weight in Grams: 509. . 1996. 1996th Edition. hardcover. . . . . Books ship from the US and Ireland.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Sprache: Englisch
Verlag: Kluwer Academic Publishers, 1994
ISBN 10: 0792394313 ISBN 13: 9780792394310
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
EUR 164,36
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 177,00
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. pp. xi + 754 Illus.
Anbieter: PBShop.store UK, Fairford, GLOS, Vereinigtes Königreich
EUR 176,26
Anzahl: 15 verfügbar
In den WarenkorbHRD. Zustand: New. New Book. Shipped from UK. Established seller since 2000.
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Extreme Statistics in Nanoscale Memory Design | Amith Singhee (u. a.) | Taschenbuch | Integrated Circuits and Systems | x | Englisch | 2012 | Springer | EAN 9781461426721 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Zustand: Sehr gut. Zustand: Sehr gut | Seiten: 308 | Sprache: Englisch | Produktart: Bücher | This book presents a detailed summary of research on automatic layout of device-level analog circuits that was undertaken in the late 1980s and early 1990s at Carnegie Mellon University. We focus on the work behind the creation of the tools called KOAN and ANAGRAM II, which form part of the core of the CMU ACACIA analog CAD system. KOAN is a device placer for custom analog cells; ANANGRAM II a detailed area router for these analog cells. We strive to present the motivations behind the architecture of these tools, including detailed discussion of the subtle technology and circuit concerns that must be addressed in any successful analog or mixed-signal layout tool. Our approach in organizing the chapters of the book has been to present our algo rithms as a series of responses to these very real and very difficult analog layout problems. Finally, we present numerous examples of results generated by our algorithms. This research was supported in part by the Semiconductor Research Corpora tion, by the National Science Foundation, by Harris Semiconductor, and by the International Business Machines Corporation Resident Study Program. Finally, just for the record: John Cohn was the designer of the KOAN placer; David Garrod was the designer of the ANAGRAM II router (and its predeces sor, ANAGRAM I). This book was architected by all four authors, edited by John Cohn and Rob Rutenbar, and produced in finished form by John Cohn.
Anbieter: moluna, Greven, Deutschland
EUR 180,10
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. This book, and the research it describes, resulted from a simple observation we made sometime in 1986. Put simply, we noticed that many VLSI design tools looked alike . That is, at least at the overall software architecture level, the algorithms and data s.
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Knowledge exists: you only have to nd it VLSI design has come to an important in ection point with the appearance of large manufacturing variations as semiconductor technology has moved to 45 nm feature sizes and below. If we ignore the random variations in the manufacturing process, simulation-based design essentially becomes useless, since its predictions will be far from the reality of manufactured ICs. On the other hand, using design margins based on some traditional notion of worst-case scenarios can force us to sacri ce too much in terms of power consumption or manufacturing cost, to the extent of making the design goals even infeasible. We absolutely need to explicitly account for the statistics of this random variability, to have design margins that are accurate so that we can nd the optimum balance between yield loss and design cost. This discontinuity in design processes has led many researchers to develop effective methods of statistical design, where the designer can simulate not just the behavior of the nominal design, but the expected statistics of the behavior in manufactured ICs. Memory circuits tend to be the hardest hit by the problem of these random variations because of their high replication count on any single chip, which demands a very high statistical quality from the product. Requirements of 5-6s (0.