Neuware -Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or 'optimal') architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 308 pp. Englisch.

Bestandsnummer des Verk�ufers 9780792392231

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel: Optimal VLSI Architectural Synthesis
Verlag: Springer US, Springer New York Okt 1991
Erscheinungsjahr: 1991
Sprache: Englisch
ISBN-10: 079239223X
ISBN-13: 9780792392231
Einband: Buch
Zustand: Neu
Abmessungen: Breite: 241 mm, H�he: 160 mm, Tiefe: 23 mm
Gewicht: 627 Gramm

�ber diesen Titel

Inhaltsangabe

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there� fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo� rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn� thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.

Rese�a del editor

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.

Anbieterinformationen

Impressum Thorsten Retsch Buchversand Mimpf2000 Ober�lschnitz 16 95517 Emtmannsberg Deutschland Telefon: 09209-2023188 Email: mimpf2000@online.de USt-ID-Nr.: DE 235096871 Wir f�hren gebrauchte B�cher aus allen Sparten der Literatur

Zur Homepage des Verk�ufers

Unternehmensdaten des Verk�ufers

buchversandmimpf2000
Germany

Gesch�ftsbedingungen und Versandinformationen

Verkaufsbedingungen

Widerrufsbelehrung/ Muster-Widerrufsformular/
Allgemeine Gesch�ftsbedingungen und Kundeninformationen/ Datenschutzerkl�rung

Widerrufsrecht f�r Verbraucher
(Verbraucher ist jede nat�rliche Person, die ein Rechtsgesch�ft zu Zwecken abschlie�t, die �berwiegend weder ihrer gewerblichen noch ihrer selbstst�ndigen beruflichen T�tigkeit zugerechnet werden k�nnen.)

Widerrufsbelehrung

Widerrufsrecht
Sie haben das Recht, binnen 14 Tagen ohne Angabe von Gr�nden diesen Vertrag zu widerrufen.
Die Widerrufsfr...

Mehr Information

Widerrufsbelehrung

Versandbedingungen

Soweit in der Artikelbeschreibung keine andere Frist angegeben ist, erfolgt die Lieferung der Ware innerhalb von 3-5 Werktagen nach Vertragsschluss, bei Vorauszahlung erst nach Eingang des vollst�ndigen Kaufpreises und der Versandkosten. Alle Preise inkl. MwSt.

Versandkosten innerhalb von Deutschland

Versandkosten innerhalb von Deutschland
Bestellmenge	2 bis 7�Werktage	2 bis 6�Werktage
Erster Artikel	EUR 0.00	EUR 3.99

Die Versandzeiten werden von den Verk�uferinnen und Verk�ufern festgelegt. Sie variieren je nach Versanddienstleister und Standort. Sendungen, die den Zoll passieren, k�nnen Verz�gerungen unterliegen. Eventuell anfallende Abgaben oder Geb�hren sind von der K�uferin bzw. dem K�ufer zu tragen. Die Verk�uferin bzw. der Verk�ufer kann Sie bez�glich zus�tzlicher Versandkosten kontaktieren, um einen m�glichen Anstieg der Versandkosten f�r Ihre Artikel auszugleichen.

Impressum & Info zum Verk�ufer