Logic Synthesis for Low Power VLSI Designs
Iman, Sasan; Pedram, Massoud
ISBN 10: 1461374901 ISBN 13: 9781461374909
Verlag: Springer-Verlag New York Inc., 2012
Neu
Softcover
Verkäufer
Kennys Bookstore, Olney, MD, USA
Verkäuferbewertung 5 von 5 Sternen
AbeBooks-Verkäufer seit 9. Oktober 2009
Dieser Artikel ist nicht mehr verfügbar.
Beschreibung
Beschreibung:
Num Pages: 236 pages, biography. BIC Classification: THR; TJFC; UYF. Category: (G) General (US: Trade). Dimension: 235 x 155 x 13. Weight in Grams: 397. . 1997. Softcover reprint of the original 1st ed. 1998. Paperback. . . . . Books ship from the US and Ireland. Bestandsnummer des Verkäufers V9781461374909
Inhaltsangabe:
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
Reseña del editor:
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Bibliografische Details
Titel: Logic Synthesis for Low Power VLSI Designs
Verlag: Springer-Verlag New York Inc.
Erscheinungsdatum: 2012
Einband: Softcover
Zustand: New
Beste Suchergebnisse beim ZVAB
Beispielbild für diese ISBN
Logic Synthesis for Low Power VLSI Designs
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Artikel-Nr. ria9781461374909_new
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Logic Synthesis for Low Power VLSI Designs
Verlag:
Springer US, Springer New York, 2012
ISBN 10: 1461374901
ISBN 13: 9781461374909
Neu
Taschenbuch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis. Artikel-Nr. 9781461374909
Anzahl: 1 verfügbar