Guide To Risc Processors: For Programmers And Engineers
Dandamudi,S.P. Et.Al
Verkauft von Romtrade Corp., STERLING HEIGHTS, MI, USA
AbeBooks-Verkäufer seit 17. April 2013
Neu - Hardcover
Zustand: New
Anzahl: 5 verfügbar
In den Warenkorb legenVerkauft von Romtrade Corp., STERLING HEIGHTS, MI, USA
AbeBooks-Verkäufer seit 17. April 2013
Zustand: New
Anzahl: 5 verfügbar
In den Warenkorb legenThis is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide.
Bestandsnummer des Verkäufers ABNR-5443
Recently, there has been a trend toward processor design based on the RISC (Reduced Instruction Set Computer) model: Example RISC processors are the MIPS, SPARC, PowerPC, ARM, and even Intel's 64-bit processor Itanium.
This guidebook provides an accessible and all-encompassing compendium on RISC processors, introducing five RISC processors: MIPS, SPARC, PowerPC, ARM, and Itanium. Initial chapters explain the differences between the CISC and RISC designs and clearly discuss the core RISC design principles. The text then integrates instruction on MIPS assembly language programming, thereby enabling readers to concretely grasp concepts and principles introduced earlier. Readers need only have a basic knowledge of any structured, high-level language to obtain the full benefits here.
Features:
*Includes MIPS simulator (SPIM) download instructions, so that readers can get hands-on assembly language programming experience
*Presents material in a manner suitable for flexible self-study
- Assembly language programs permit reader executables using the SPIM simulator
- Integrates core concepts to processor designs and their implementations
- Supplies extensive and complete programming examples and figures
- Contains chapter-by-chapter overviews and summaries
* Provides source code for the MIPS language at the book's website
Guide to RISC Processors provides a uniquely comprehensive introduction and guide to RISC-related concepts, principles, design philosophy, and actual programming, as well as the all the popular modern RISC processors and their assembly language. Professionals, programmers, and students seeking an authoritative and practical overview of RISC processors and assembly language programming will find the guide an essential resource.
Sivarama P. Dandamudi is a professor of computer science at Carleton University inOttawa, Ontario, Canada, as well as associate editor responsible for computer architecture at the International Journal of Computers and Their Applications. He has more than two decades of experience teaching about computer systems and organization.
Key Topics
* Processor design issues
* Evolution of CISC and RISC processors
* MIPS, SPARC, PowerPC, Itanium, and ARM architectures
* MIPS assembly language
* SPIM simulator and debugger
* Conditional execution
* Floating-point and logical and shift operations
* Number systems
Computer Architecture/Programming
Beginning/Intermediate Level
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
We guarantee the condition of every book as it's described on the Abebooks web
sites. If you're dissatisfied with your purchase (Incorrect Book/Not as
Described/Damaged) or if the order hasn't arrived, you're eligible for a refund
within 30 days of the estimated delivery date. If you've changed your mind about
a book that you've ordered, please use the Ask bookseller a question link to
contact us and we'll respond within 2 business days. The contact persons name is
Constantin Marandici and the m...
Orders usually ship within 2 business days. Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required. We use USPS, DHL and ARAMEX for shipping.