Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Nikil D Dutt,Prabhat Mishra

Verlag: Springer/Star Educational Books Distributor Pvt. Ltd, 2008
ISBN 10: 8181288653 / ISBN 13: 9788181288653
Neu / Softcover / Anzahl: > 20
Verkäufer BookVistas (New Delhi, DELHI, Indien)
Bei weiteren Verkäufern erhältlich
Alle  Exemplare dieses Buches anzeigen

Über dieses Buch

Leider ist dieses Exemplar nicht mehr verfügbar. Hier sehen Sie die besten Ergebnisse zur Suche nach Functional Verification of Programmable Embedded Architectures: A Top-Down Approach.

Beschreibung:

Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current System-on-Chip design methodology. A critical challenge in validation of such systems is the lack of a golden reference model. As a result, many existing validation techniques employ a bottom-up approach to design verification, where the functionality of an existing architecture is, in essence, reverse-engineered from its implementation. Traditional validation techniques employ different reference models depending on the abstraction level and verification task, resulting in potential inconsistencies between multiple reference models. This book presents a top-down validation methodology that complements the existing bottom-up approaches. It leverages the system architect`s knowledge about the behavior of the design through architecture specification using an Architecture Description Language (ADL). The authors also address two fundamental challenges in functional verification: lack of a golden reference model, and lack of a comprehensive functional coverage metric. Functional Verification of Programmable Embedded Architectures: A Top-Down Approach is designed for students, researchers, CAD tool developers, designers, and managers interested in the development of tools, techniques and methodologies for system-level design, microprocessor validation, design space exploration and functional verification of embedded systems. Printed Pages: 0. Buchnummer des Verkäufers 41137

Über diesen Titel:

Inhaltsangabe: It is widely acknowledged that the cost of validation and testing comprises a s- nificant percentage of the overall development costs for electronic systems today, and is expected to escalate sharply in the future. Many studies have shown that up to 70% of the design development time and resources are spent on functional verification. Functional errors manifest themselves very early in the design flow, and unless they are detected up front, they can result in severe consequence- both financially and from a safety viewpoint. Indeed, several recent instances of high-profile functional errors (e. g. , the Pentium FDIV bug) have resulted in - creased attention paid to verifying the functional correctness of designs. Recent efforts have proposed augmenting the traditional RTL simulation-based validation methodology with formal techniques in an attempt to uncover hard-to-find c- ner cases, with the goal of trying to reach RTL functional verification closure. However, what is often not highlighted is the fact that in spite of the tremendous time and effort put into such efforts at the RTL and lower levels of abstraction, the complexity of contemporary embedded systems makes it difficult to guarantee functional correctness at the system level under all possible operational scenarios. The problem is exacerbated in current System-on-Chip (SOC) design meth- ologies that employ Intellectual Property (IP) blocks composed of processor cores, coprocessors, and memory subsystems. Functional verification becomes one of the major bottlenecks in the design of such systems.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

Bibliografische Details

Titel: Functional Verification of Programmable ...
Verlag: Springer/Star Educational Books Distributor Pvt. Ltd
Erscheinungsdatum: 2008
Einband: Softcover
Zustand: New

Beste Suchergebnisse beim ZVAB

1.

Prabhat Mishra
Verlag: Springer-Verlag Gmbh Jul 2005 (2005)
ISBN 10: 0387261435 ISBN 13: 9780387261430
Neu Anzahl: 1
Anbieter
AHA-BUCH GmbH
(Einbeck, Deutschland)
Bewertung
[?]

Buchbeschreibung Springer-Verlag Gmbh Jul 2005, 2005. Buch. Buchzustand: Neu. Neuware - It is widely acknowledged that the cost of validation and testing comprises a s- nificant percentage of the overall development costs for electronic systems today, and is expected to escalate sharply in the future. Many studies have shown that up to 70% of the design development time and resources are spent on functional verification. Functional errors manifest themselves very early in the design flow, and unless they are detected up front, they can result in severe consequence- both financially and from a safety viewpoint. Indeed, several recent instances of high-profile functional errors (e. g. , the Pentium FDIV bug) have resulted in - creased attention paid to verifying the functional correctness of designs. Recent efforts have proposed augmenting the traditional RTL simulation-based validation methodology with formal techniques in an attempt to uncover hard-to-find c- ner cases, with the goal of trying to reach RTL functional verification closure. However, what is often not highlighted is the fact that in spite of the tremendous time and effort put into such efforts at the RTL and lower levels of abstraction, the complexity of contemporary embedded systems makes it difficult to guarantee functional correctness at the system level under all possible operational scenarios. The problem is exacerbated in current System-on-Chip (SOC) design meth- ologies that employ Intellectual Property (IP) blocks composed of processor cores, coprocessors, and memory subsystems. Functional verification becomes one of the major bottlenecks in the design of such systems. 180 pp. Englisch. Artikel-Nr. 9780387261430

Weitere Informationen zu diesem Verkäufer | Frage an den Anbieter

Neu kaufen
EUR 139,99
Währung umrechnen

In den Warenkorb

Versand: EUR 29,50
Von Deutschland nach USA
Versandziele, Kosten & Dauer