An ASIC Low Power Primer: Analysis, Techniques and Specification

Chadha, Rakesh; Bhasker, J.

ISBN 10: 1489991506 ISBN 13: 9781489991508
Verlag: Springer, 2015
Neu Softcover

Verkäufer Ria Christie Collections, Uxbridge, Vereinigtes Königreich Verkäuferbewertung 5 von 5 Sternen 5 Sterne, Erfahren Sie mehr über Verkäufer-Bewertungen

AbeBooks-Verkäufer seit 25. März 2015


Beschreibung

Beschreibung:

In. Bestandsnummer des Verkäufers ria9781489991508_new

Diesen Artikel melden

Inhaltsangabe:

This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.

Über die Autorin bzw. den Autor:

J. Bhasker is a well-known expert in the area of hardware description languages and RTL synthesis. He has been chair of two working groups: the IEEE 1076.6 VHDL Synthesis and the IEEE 1364.1 Verilog Synthesis and was awarded the IEEE Computer Society Outstanding Contribution Award in 2005. He is an architect at eSilicon Corporation responsible for the timing of many complex designs.

 Rakesh Chadha is a CAE and Design Professional with over 25 years experience, including 18 years in project leadership and technical management.  He was responsible for the timing and signal integrity for the Sematech project on Chip Parasitic Extraction and Signal Integrity Verification. He is Director of Design Technology at eSilicon Corporation and is responsible for complex SOC design methodology.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

Bibliografische Details

Titel: An ASIC Low Power Primer: Analysis, ...
Verlag: Springer
Erscheinungsdatum: 2015
Einband: Softcover
Zustand: New

Beste Suchergebnisse beim ZVAB

Foto des Verkäufers

J. Bhasker (u. a.)
Verlag: Springer US, 2015
ISBN 10: 1489991506 ISBN 13: 9781489991508
Neu Taschenbuch

Anbieter: preigu, Osnabrück, Deutschland

Verkäuferbewertung 5 von 5 Sternen 5 Sterne, Erfahren Sie mehr über Verkäufer-Bewertungen

Taschenbuch. Zustand: Neu. An ASIC Low Power Primer | Analysis, Techniques and Specification | J. Bhasker (u. a.) | Taschenbuch | xiv | Englisch | 2015 | Springer US | EAN 9781489991508 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu. Artikel-Nr. 104906642

Verkäufer kontaktieren

Neu kaufen

EUR 102,30
EUR 70,00 shipping
Versand von Deutschland nach USA

Anzahl: 5 verfügbar

In den Warenkorb

Foto des Verkäufers

J. Bhasker
ISBN 10: 1489991506 ISBN 13: 9781489991508
Neu Taschenbuch

Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland

Verkäuferbewertung 5 von 5 Sternen 5 Sterne, Erfahren Sie mehr über Verkäufer-Bewertungen

Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can be employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design. Artikel-Nr. 9781489991508

Verkäufer kontaktieren

Neu kaufen

EUR 120,54
EUR 61,80 shipping
Versand von Deutschland nach USA

Anzahl: 1 verfügbar

In den Warenkorb