Verwandte Artikel zu Quantum Key Distribution Using FPGA: A Real Time Prototype,...
Inhaltsangabe
This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which is 20 ns; the performance analysis shows a good enhancement in the speed of generation which is less than 20 ns and the number of used hardware pins is just 3 pins.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neu kaufen
Diesen Artikel anzeigen
EUR 26,77
EUR 13,74 für den Versand von Vereinigtes Königreich nach USA
Versandziele, Kosten & DauerSuchergebnisse für Quantum Key Distribution Using FPGA: A Real Time Prototype,...
Beispielbild für diese ISBN
Quantum Key Distribution Using FPGA: A Real Time Prototype, Design, and Analysis
Anbieter: Ria Christie Collections, Uxbridge, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. In. Artikel-Nr. ria9786204720067_new
Anzahl: Mehr als 20 verfügbar
Foto des Verkäufers
Quantum Key Distribution Using FPGA: A Real Time Prototype, Design, and Analysis
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Neuware -This book presents a study and analysis to investigate of a secret-key sharing in quantum technique and try to increase the key length and security level in the sifting key stage. Enhancements in sifting key stage and error correction stage are done by repeating the QKD protocol and encoding the key bits before sending them by adding a C_QUBITS technique. After that, 60% base probability is used to increase the protocol gain. The prototype is implemented with the default FPGA clock period which is 20 ns; the performance analysis shows a good enhancement in the speed of generation which is less than 20 ns and the number of used hardware pins is just 3 pins.Books on Demand GmbH, Überseering 33, 22297 Hamburg 100 pp. Englisch. Artikel-Nr. 9786204720067
Anzahl: 2 verfügbar