The work optimizes power in 4T,5T,6T,7T,8T,9T and 10T SRAM by comparing their configurations. Two mode based operations are proposed : Mode I operation and Mode-II operation. A 10T based SRAM write driver circuitry is proposed and comparison of Static Power, Static Power Dissipation, Performance metrics like Power delay product and Energy delay product are compared using TANNER 7.0. In future , Adiabatic logic work circuitry has to be implemented and results are to be obtained.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Dr Sundar Prakash Balaji acquired Doctorate from Anna University, Chennai. He owns Bachelor's and Master's degrees from Anna University, Chennai. He is currently working as Associate Professor, RVS Technical Campus - Coimbatore. His area of interests are not but limited to Low power VLSI Design, ASIC Design and Solid state devices.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Paperback. Zustand: Brand New. 96 pages. 8.66x5.91x0.22 inches. In Stock. Artikel-Nr. zk6139896746
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Power Optimization in FPGA Routing circuits | Sundar Prakash Balaji Muthusamy (u. a.) | Taschenbuch | 96 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786139896745 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Artikel-Nr. 115037141
Anzahl: 5 verfügbar