Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
Paperback. Zustand: Brand New. 156 pages. 8.66x5.91x0.36 inches. In Stock. Artikel-Nr. zk6139881196
Anzahl: 1 verfügbar
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Self timed Null Convention Logic Approaches | Sudhakar Jyothula (u. a.) | Taschenbuch | 156 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786139881192 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Artikel-Nr. 114492542
Anzahl: 5 verfügbar
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. Neuware -Nowadays, the design of low power compact designs grabs higher attention. Hence, Low power gadgets finds more demand. Clock is the main source for power consumption. Lot of research is going on in the design of clock less architectures. Self timed approaches are the best choice in this aspect. Glitches will contribute significantly for the total power consumption. With the aid of self timed Delay Insensitive approaches, differential path delays can be eliminated and hence glitch power can be nullified.Books on Demand GmbH, Überseering 33, 22297 Hamburg 156 pp. Englisch. Artikel-Nr. 9786139881192
Anzahl: 2 verfügbar