The need for low power design is motivated by several factors, such as the emergence of portable systems, thermal considerations, reliability issues, and, most importantly, environmental concerns. Lots of power is wasted in an electronic device when the system is idle. This book introduces a new method of achieving low power by reducing the dependency of the clock signal in the design. It mainly focuses on obtaining low power by implementing asynchronous logic.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
This work on Low power digital design using asynchronous logic is my first publication. I did this work as a thesis during my Masters in Electrical Engineering in SJSU. The main reason I was interested in this topic had an environmental concern and that was the amount of power that could be saved by going in for asynchronous design.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Low Power Digital Design using Asynchronous Logic | Moving towards clock-less design | Sathish Vimalraj Antony Jayasekar | Taschenbuch | 92 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783846518441 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Artikel-Nr. 106769990
Anzahl: 5 verfügbar