Verwandte Artikel zu Delay Uncertainty in High Performance Clock Distribution...

Delay Uncertainty in High Performance Clock Distribution Networks: Issues and Solutions - Softcover

 
9783838327150: Delay Uncertainty in High Performance Clock Distribution Networks: Issues and Solutions

Inhaltsangabe

The continuous quest for higher circuit performance has pushed clock frequencies deep into the gigahertz frequencies range, reducing the period of the clock signal well below a nanosecond. The resulting constraints demonstrate the requirement for tight timing control of the arrival times of the clock signal at the many clocked elements throughout an integrated circuit. In this book, a design methodology for enhancing the tolerance of a circuit to the uncertainty of the clock signal delay is presented. This methodology either relaxes the timing constraints at the most critical data paths, or reduces the delay uncertainty among the clock signals that synchronize these paths. Power tradeoffs of the proposed design techniques are investigated and physical layout information is incorporated to synthesize the clock tree layout based on a set of benchmark circuits. This book provides the reader with information on those effects that introduce delay uncertainty and with the tools to successfully design high performance synchronous circuits. The original research presented in this book has been awarded with the Outstanding Dissertation Award by the European Design Automation Association.

Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.

Reseña del editor

The continuous quest for higher circuit performance has pushed clock frequencies deep into the gigahertz frequencies range, reducing the period of the clock signal well below a nanosecond. The resulting constraints demonstrate the requirement for tight timing control of the arrival times of the clock signal at the many clocked elements throughout an integrated circuit. In this book, a design methodology for enhancing the tolerance of a circuit to the uncertainty of the clock signal delay is presented. This methodology either relaxes the timing constraints at the most critical data paths, or reduces the delay uncertainty among the clock signals that synchronize these paths. Power tradeoffs of the proposed design techniques are investigated and physical layout information is incorporated to synthesize the clock tree layout based on a set of benchmark circuits. This book provides the reader with information on those effects that introduce delay uncertainty and with the tools to successfully design high performance synchronous circuits. The original research presented in this book has been awarded with the Outstanding Dissertation Award by the European Design Automation Association.

„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.

EUR 60,00 für den Versand von Deutschland nach USA

Versandziele, Kosten & Dauer

Suchergebnisse für Delay Uncertainty in High Performance Clock Distribution...

Foto des Verkäufers

Dimitrios Velenis
ISBN 10: 3838327152 ISBN 13: 9783838327150
Neu Taschenbuch

Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland

Verkäuferbewertung 5 von 5 Sternen 5 Sterne, Erfahren Sie mehr über Verkäufer-Bewertungen

Taschenbuch. Zustand: Neu. Neuware -The continuous quest for higher circuit performance has pushed clock frequencies deep into the gigahertz frequencies range, reducing the period of the clock signal well below a nanosecond. The resulting constraints demonstrate the requirement for tight timing control of the arrival times of the clock signal at the many clocked elements throughout an integrated circuit. In this book, a design methodology for enhancing the tolerance of a circuit to the uncertainty of the clock signal delay is presented. This methodology either relaxes the timing constraints at the most critical data paths, or reduces the delay uncertainty among the clock signals that synchronize these paths. Power tradeoffs of the proposed design techniques are investigated and physical layout information is incorporated to synthesize the clock tree layout based on a set of benchmark circuits. This book provides the reader with information on those effects that introduce delay uncertainty and with the tools to successfully design high performance synchronous circuits. The original research presented in this book has been awarded with the Outstanding Dissertation Award by the European Design Automation Association.Books on Demand GmbH, Überseering 33, 22297 Hamburg 168 pp. Englisch. Artikel-Nr. 9783838327150

Verkäufer kontaktieren

Neu kaufen

EUR 68,00
Währung umrechnen
Versand: EUR 60,00
Von Deutschland nach USA
Versandziele, Kosten & Dauer

Anzahl: 2 verfügbar

In den Warenkorb

Beispielbild für diese ISBN

Dimitrios Velenis
ISBN 10: 3838327152 ISBN 13: 9783838327150
Neu Paperback

Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich

Verkäuferbewertung 5 von 5 Sternen 5 Sterne, Erfahren Sie mehr über Verkäufer-Bewertungen

Paperback. Zustand: Brand New. 168 pages. 8.66x5.91x0.38 inches. In Stock. Artikel-Nr. 3838327152

Verkäufer kontaktieren

Neu kaufen

EUR 144,56
Währung umrechnen
Versand: EUR 28,88
Von Vereinigtes Königreich nach USA
Versandziele, Kosten & Dauer

Anzahl: 1 verfügbar

In den Warenkorb