Verwandte Artikel zu Performance and Analysis of Task Out-of-Order Execution...
Inhaltsangabe
The inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, and illustrate the whole communication exploration process step by step. From experimental results, it show that compared with the cycle accurate simulation, the inter subsystem communication can be well optimized and evaluated at higher abstraction levels. In this project, a solution for a classification problem that is used for optimized packet assignment to different data paths within a network processor System-on-Chip (SoC). Based on a specification of the usage case for our classifier it derive Heterogeneous Decision Graph Algorithm (HDGA), a heuristic approach to construct a decision tree classifier that integrates external lookup results for certain types of rules. Evaluated various parameters for optimizing the proposed decision tree and present simulation results to show the scalability of HDGA for typical problem sizes. This project is concluded with the results of an implementation on our FPGA Platform.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
The inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, and illustrate the whole communication exploration process step by step. From experimental results, it show that compared with the cycle accurate simulation, the inter subsystem communication can be well optimized and evaluated at higher abstraction levels. In this project, a solution for a classification problem that is used for optimized packet assignment to different data paths within a network processor System-on-Chip (SoC). Based on a specification of the usage case for our classifier it derive Heterogeneous Decision Graph Algorithm (HDGA), a heuristic approach to construct a decision tree classifier that integrates external lookup results for certain types of rules. Evaluated various parameters for optimizing the proposed decision tree and present simulation results to show the scalability of HDGA for typical problem sizes. This project is concluded with the results of an implementation on our FPGA Platform.
Biografía del autor
R. Arun Prasath, Faculty in the Department of Electronics and Communication Engineering at Anna University Regional Campus-Madurai. Current pursuing his Ph.D. under faculty of Information and Communication Engineering. His research interests include Low Power VLSI Design, Analog VLSI Design & Wireless Sensor Networks.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Neu kaufen
Diesen Artikel anzeigen
EUR 35,90
Gratis für den Versand innerhalb von/der Deutschland
Versandziele, Kosten & DauerSuchergebnisse für Performance and Analysis of Task Out-of-Order Execution...
Foto des Verkäufers
Performance and Analysis of Task Out-of-Order Execution in MPSoCs
Verlag:
LAP LAMBERT Academic Publishing Jan 2016, 2016
ISBN 10: 3659827592
ISBN 13: 9783659827594
Neu
Taschenbuch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Taschenbuch. Zustand: Neu. Neuware -The inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, and illustrate the whole communication exploration process step by step. From experimental results, it show that compared with the cycle accurate simulation, the inter subsystem communication can be well optimized and evaluated at higher abstraction levels. In this project, a solution for a classification problem that is used for optimized packet assignment to different data paths within a network processor System-on-Chip (SoC). Based on a specification of the usage case for our classifier it derive Heterogeneous Decision Graph Algorithm (HDGA), a heuristic approach to construct a decision tree classifier that integrates external lookup results for certain types of rules. Evaluated various parameters for optimizing the proposed decision tree and present simulation results to show the scalability of HDGA for typical problem sizes. This project is concluded with the results of an implementation on our FPGA Platform.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch. Artikel-Nr. 9783659827594
Anzahl: 2 verfügbar