Designing Logic Gates for Mechanical Engineers Part I Boolean Algebra and Combinational Logic This monograph is the first part in a series of three publications. The second part is entitled "Designing logic gates for mechanical engineers. Part II. Sequential logic circuits", and the third part – "Designing logic gates for mechanical engineers. Part III. Design problems". The monograph was written based on the author's experience of teaching a digital technology course to students of the Faculty of Technical Sciences of the University of Warmia and Mazury in Olsztyn pursuing degrees in the fields of mechanical engineering and machine design, power engineering, agricultural and forestry engineering, and mechatronics. The above fields are not related to electronics. Monographs dealing with digital technology are usually written by electronics or IT engineers for electronics or IT engineers, and most of them do not address the needs or interests of mechanical engineers. This monograph was written in a simple language to facilitate the coursework for students pursuing a university degree in evening and weekend programs.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Zenon Syroka, PhD., Eng. is employed at the Department of Electrical, Power, Electronic and Control Engineering, University of Warmia and Mazury in Olsztyn (Poland). He has graduated from the Military University of Technology in Warsaw (Faculty of Electronics) and the Nicolaus Copernicus University in Torun (Faculty of Mathematics)
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.