Inhaltsangabe
Approximate computation provide alternate solution to reduce energy consumption of high performance present day DSP application devices. Conventional multiplication and addition techniques consume a lot of energy. In this brief design of approximate arithmetic units for signal processing application is explored. First an approximate adder is proposed by changing the logic of basic full adder cell. The proposed adder cell has fewer transistor count compared to recent similar approach. Next, an approximate multiplier with low error is designed using lead one detection and selecting n/2 bits for an n bit input. The proposed n/2 bit approximate multiplier performs well in terms of error and power performance compared to recent similar approach. In continuation the approximate units are implemented in a Multiply-Accumulate(MAC) unit. The proposed approximate MAC unit provides significant improvement in power, area, and delay at the cost of little degrade in accuracy. Finally, the proposed MAC unit is implemented in filtering application to verify the functionality.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Über die Autorin bzw. den Autor
K.N. Vijeyakumar travaille en tant que professeur associé au Dr. Mahalingam College of Engineering and Technology, Coimbatore, Tamilnadu. Ses domaines d'intérêt comprennent la conception d'ASIC, la conception de VLSI à faible puissance et la fabrication de circuits intégrés. Il a publié plus de 25 articles de recherche dans des revues internationales réputées.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.