Inhaltsangabe
Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL.
Die Inhaltsangabe kann sich auf eine andere Ausgabe dieses Titels beziehen.
Reseña del editor
Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL.
„Über diesen Titel“ kann sich auf eine andere Ausgabe dieses Titels beziehen.
Weitere beliebte Ausgaben desselben Titels
Suchergebnisse für Formal Semantics and Proof Techniques for Optimizing...
Beispielbild für diese ISBN
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
Verkäuferbewertung 4 von 5 Sternen
Zustand: New. pp. 184 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam. Artikel-Nr. 7547249
Neu kaufen
EUR 20,64
Versand:
EUR 7,41
Von Vereinigtes Königreich nach USA
Anzahl: 4 verfügbar
Beispielbild für diese ISBN
Formal Semantics And Proof Techniques For Optimizing Vhdl Models (Hb)
Anbieter: Romtrade Corp., STERLING HEIGHTS, MI, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide. Artikel-Nr. ABNR-77944
Beispielbild für diese ISBN
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Anbieter: Anybook.com, Lincoln, Vereinigtes Königreich
Verkäuferbewertung 5 von 5 Sternen
Zustand: Good. This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. No dust jacket. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,550grams, ISBN:9780792383758. Artikel-Nr. 4137484
Gebraucht kaufen
EUR 41,83
Versand:
EUR 14,76
Von Vereinigtes Königreich nach USA
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Anbieter: Ammareal, Morangis, Frankreich
Verkäuferbewertung 5 von 5 Sternen
Hardcover. Zustand: Très bon. Ancien livre de bibliothèque avec équipements. Edition 1999. Ammareal reverse jusqu'à 15% du prix net de cet article à des organisations caritatives. ENGLISH DESCRIPTION Book Condition: Used, Very good. Former library book. Edition 1999. Ammareal gives back up to 15% of this item's net price to charity organizations. Artikel-Nr. G-454-703
Gebraucht kaufen
EUR 109,79
Versand:
EUR 22,50
Von Frankreich nach USA
Anzahl: 1 verfügbar
Foto des Verkäufers
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Verlag:
Springer US, Springer New York Nov 1998, 1998
ISBN 10: 0792383753
ISBN 13: 9780792383758
Neu
Buch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. Neuware -Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions.Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 184 pp. Englisch. Artikel-Nr. 9780792383758
Neu kaufen
EUR 106,99
Versand:
EUR 60,00
Von Deutschland nach USA
Anzahl: 2 verfügbar
Foto des Verkäufers
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Verlag:
Springer US, Springer New York, 1998
ISBN 10: 0792383753
ISBN 13: 9780792383758
Neu
Hardcover
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Verkäuferbewertung 5 von 5 Sternen
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Formal Semantics and Proof Techniques for Optimizing VHDL Models presents a formal model of VHDL that clearly specifies both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. The dynamic semantics is presented as a description of what the simulation of VHDL means. In particular it specifies what values the signals of a VHDL description will take if the description were to be executed. An advantage of the approach is that the semantic model can be used to validate different simulation algorithms. The book also presents an embedding of the dynamic semantics in a proof checker which is then used to prove equivalences of classes of VHDL descriptions. Formal Semantics and Proof Techniques for Optimizing VHDL Models is written for hardware designers who are interested in the formal semantics of VHDL. Artikel-Nr. 9780792383758
Neu kaufen
EUR 112,77
Versand:
EUR 62,24
Von Deutschland nach USA
Anzahl: 1 verfügbar
Beispielbild für diese ISBN
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Anbieter: Kennys Bookstore, Olney, MD, USA
Verkäuferbewertung 5 von 5 Sternen
Zustand: New. Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL. Num Pages: 158 pages, biography. BIC Classification: UMX; UYD. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 234 x 156 x 12. Weight in Grams: 438. . 1998. Hardback. . . . . Books ship from the US and Ireland. Artikel-Nr. V9780792383758