Produktart
Zustand
Einband
Weitere Eigenschaften
Gratisversand
Land des Verkäufers
Verkäuferbewertung
Verlag: CHIZINE PUBN, 2018
ISBN 10: 1378997646ISBN 13: 9781378997642
Anbieter: moluna, Greven, Deutschland
Buch
Zustand: New.
Verlag: Springer US, 2013
ISBN 10: 1461473233ISBN 13: 9781461473237
Anbieter: Buchpark, Trebbin, Deutschland
Buch
Zustand: Sehr gut. 2014. Auflage 2013 23742174/12.
Mehr Angebote von anderen Verkäufern bei ZVAB
Neu ab EUR 162,42
Gebraucht ab EUR 54,28
Mehr entdecken Hardcover
Verlag: Springer, 2022
ISBN 10: 3030713210ISBN 13: 9783030713218
Anbieter: Monster Bookshop, Fleckney, Vereinigtes Königreich
Buch
paperback. Zustand: New. BRAND NEW ** SUPER FAST SHIPPING FROM UK WAREHOUSE ** 30 DAY MONEY BACK GUARANTEE.
Mehr Angebote von anderen Verkäufern bei ZVAB
Neu ab EUR 96,75
Verlag: Springer International Publishing, 2020
ISBN 10: 3030247392ISBN 13: 9783030247393
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and Functional Coverage. Readers will benefit from the step-by-step approach to learning language and methodology nuances of both SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification and exhaustive coverage models for functional coverage, thereby drastically reducing their time to design, debug and cover.This updated third edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures. Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage languages and methodologies; Provides practical applications of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; Explains each concept in a step-by-step fashion and applies it to a practical real life example; Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Verlag: Springer International Publishing, 2018
ISBN 10: 3319866206ISBN 13: 9783319866208
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies.
Verlag: Springer International Publishing, 2019
ISBN 10: 3030247368ISBN 13: 9783030247362
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and Functional Coverage. Readers will benefit from the step-by-step approach to learning language and methodology nuances of both SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification and exhaustive coverage models for functional coverage, thereby drastically reducing their time to design, debug and cover.This updated third edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures. Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage languages and methodologies; Provides practical applications of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; Explains each concept in a step-by-step fashion and applies it to a practical real life example; Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Verlag: Springer International Publishing, 2021
ISBN 10: 3030713180ISBN 13: 9783030713188
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.This is quite a comprehensive work. It must have taken a long time to write it. I really like that the author has taken apart each of the SystemVerilog constructs and talks about them in great detail, including example code and simulation logs. For example, there is a chapter dedicated to arrays, and another dedicated to queues - that is great to have! The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers.Mark GlasserCerebras Systems.
Verlag: Springer International Publishing, 2017
ISBN 10: 3319594176ISBN 13: 9783319594170
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, ReuseMethodology from Algorithm/ESL to RTL, and other overall methodologies.
Verlag: Springer International Publishing, 2018
ISBN 10: 3319808338ISBN 13: 9783319808338
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Buch
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - Thisbook provides a hands-on, application-oriented guide to the language andmethodology of both SystemVerilog Assertions and SystemVerilog FunctionalCoverage. Readers will benefit from the step-by-step approach to functionalhardware verification using SystemVerilog Assertions and Functional Coverage,which will enable them to uncover hidden and hard to find bugs, point directlyto the source of the bug, provide for a clean and easy way to model complextiming checks and objectively answer the question 'have we functionallyverified everything'. Written by a professional end-user of ASIC/SoC/CPU andFPGA design and Verification, this book explains each concept with easy tounderstand examples, simulation logs and applications derived from realprojects. Readers will be empowered to tackle the modeling of complex checkersfor functional verification, thereby drastically reducing their time to designand debug.This updated second edition addresses the latest functional set releasedin IEEE-1800 (2012) LRM, including numerous additional operators and features.Additionally, many of the Concurrent Assertions/Operators explanations areenhanced, with the addition of more examples and figures. Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage language and methodologies; Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; Explains each concept in a step-by-step fashion and applies it to a practical real life example; Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Verlag: Edições Nosso Conhecimento, 2021
ISBN 10: 6204144529ISBN 13: 9786204144528
Anbieter: moluna, Greven, Deutschland
Buch
Zustand: New.
Verlag: Edizioni Sapienza, 2021
ISBN 10: 6204144502ISBN 13: 9786204144504
Anbieter: moluna, Greven, Deutschland
Buch
Zustand: New.
Verlag: Editions Notre Savoir, 2021
ISBN 10: 6204144626ISBN 13: 9786204144627
Anbieter: moluna, Greven, Deutschland
Buch
Zustand: New.
Verlag: Ediciones Nuestro Conocimiento, 2021
ISBN 10: 6204144464ISBN 13: 9786204144467
Anbieter: moluna, Greven, Deutschland
Buch
Zustand: New.
Verlag: LAP LAMBERT Academic Publishing, 2019
ISBN 10: 3659592390ISBN 13: 9783659592393
Anbieter: Buchpark, Trebbin, Deutschland
Buch
Zustand: Sehr gut. 64 Seiten Gepflegter, sauberer Zustand. 33709644/2 Altersfreigabe FSK ab 0 Jahre Taschenbuch, Größe: 15 x 0.4 x 22 cm.
Mehr Angebote von anderen Verkäufern bei ZVAB
Gebraucht ab EUR 31,92
Verlag: Apple Academic Press Inc., 2022
ISBN 10: 1774638479ISBN 13: 9781774638477
Anbieter: Buchpark, Trebbin, Deutschland
Buch
Zustand: Sehr gut. 509 S. Gepflegter, sauberer Zustand. 38805292/2 Gebundene Ausgabe, Maße: 15.88 cm x 2.54 cm x 23.5 cm.